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Abstract - We study the channel width scaling of back-gated 
MoS2 metal-oxide-semiconductor field-effect transistors 
(MOSFETs) from 2 μm down to 60 nm. We reveal that the 
channel conductance scales linearly with channel width, 
indicating no evident edge damage for MoS2 nanoribbons with 
widths down to 60 nm as defined by plasma dry etching. However, 
these transistors show a strong positive threshold voltage (VT) 
shift with narrow channel widths of less than 200 nm. Our results 
also show that transistors with thinner channel thicknesses have 
larger VT shifts associated with width scaling. Devices fabricated 
on a 6 nm thick MoS2 crystal underwent the transition from 
depletion-mode to enhancement-mode. 
Index Terms—MoS2 nanoribbon, width scaling, threshold 
voltage shift 
I. INTRODUCTION 
HE triumph of aggressive scaling of silicon based 
integrated circuits has dramatically changed our lifestyle in 
the past couples of decades. However, as the scaling of silicon 
approaches its physical limit, efforts in finding alternative 
channel materials have been made for the extension of the 
Moore’s Law. Of these materials, Ge and III-V materials are 
among the most promising candidates because of their high 
carrier mobilities. They have been widely studied for logic 
applications in the past years [1-4]. Although graphene, a single 
layer of carbon atoms having superior carrier mobilities of up to 
200,000 cm2/V·s, has been recognized as another material 
candidate, its gapless nature limits its further application in 
logic devices [5]. Nevertheless, the discovery of graphene has 
spurred research of other two-dimensional (2D) layered 
structures, including boron nitride, topological insulators 
(Bi2Te3, Bi2Se3, etc.), and transitional metal dichalcoginides 
(TMDs) [6-10]. TMDs, e.g. MoS2, have enjoyed several 
advantages in device applications because they have large 
bandgaps (usually >1 eV), satisfactory electron mobilities of up 
to several hundred, good thermal stability, and can be used to 
form ultrathin body transistors with atomic layers, which make 
them a desirable channel material with superior immunity to 
short channel effects [11-13]. The MoS2 devices are mostly 
n-type transistors in experimental observations, which might be 
attributed to the stoichiometric composition [10,15,16]. Also, 
its charge neutrality level is in the vicinity of the conduction 
band (EC), thus n-type contacts can be more easily made for 
MoS2  transistors and the transistors behave as depletion-mode 
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n-channel MOSFETs with large negative threshold voltages 
[14]. The 2D nature of MoS2 (as well as other layered 
materials) makes it difficult to realize channel doping as a 
way to achieve desirable positive VT or enhancement-mode 
operation for various desirable circuitry configurations. 
Therefore, making an enhancement-mode MoS2 MOSFET 
is quite challenging. 
 
Fig 1. (a) Schematic illustrations of device fabrication. (b) Optical image of one 
set of transistors (D1) fabricated on a 6 nm thick MoS2 crystal. (Scale bar: 5 μm) 
(c) SEM image of another set of devices (D2). (Inset: magnified image of the 60 
nm wide MoS2 nanoribbon transistor.) 
II. EXPERIMENTS 
In this letter, we study the width scaling of MoS2 transistors by 
forming nanoribbon channels, and show that the VT of MoS2 
transistors can be modulated to be both positive and negative 
through appropriate width selection. The fabrication process of 
sets of MoS2 transistors is shown in Figure 1(a), as described 
below. MoS2 flakes were mechanically exfoliated from bulk 
ingot (SPI Supplies) and then transferred to a heavily p-doped 
silicon substrate (0.01-0.02 Ω·cm) with a 300 nm SiO2 capping 
layer. The silicon substrate served as a global back gate, while 
the 300 nm SiO2 served as the gate dielectric. After the flake 
transfer, we used electron beam lithography to pattern the flake, 
followed by plasma dry etching (BCl3: 15 sccm, Ar: 60 sccm, 
Pressure: 0.6 Pa, RF source power: 100W, RF Bias Power: 50W, 
time: 5 min) to remove the excess parts of the flakes, leaving 
connected rectangles with a fixed length (2 μm) but various 
widths to be used as device channels. The widths of these 
rectangles were varied from 2 μm down to 60 nm. Finally, 
contacts were defined by electron beam lithography, followed 
by a 50 nm Au metallization by electron beam deposition. The 
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 Fig. 2.  (a) (b) Transfer and output curves of a transistor with 2 μm channel 
width on a 6 nm thick MoS2 crystal (D1s). (c) (d) Transfer and output curves of 
the transistor with 60 nm channel width on the same crystal. 
 
contact bars were 1 μm wide, centered on the edge between two 
neighboring channel areas. The final set of devices have a fixed 
channel length of 1 μm and widths of 2 μm, 1 μm, 500 nm, 200 
nm, 100 nm, 80 nm, and 60 nm. Three sets of devices were 
fabricated on three large flakes with thicknesses of 6, 6 and 11 
nm, as determined by atomic force microscopy (AFM). The 
optical image and scanning electron microscopy (SEM) image 
of these sets of devices are shown in Figures 1(b) and 1(c). 
Over-etching of the MoS2,  in order to guarantee complete 
removal of excess MoS2 crystals, created a rectangular step in 
the SiO2 capped substrate surrounding the flake, and also 
created SiO2 sidewalls at the edges of the MoS2 channels 
(Figure 1(c) inset). Smooth edges without obvious damage by 
dry etching was observed at the MoS2 nanoribbons.  
Figure 2(a)-(d) show the transfer and output characteristics 
of the devices with 2 μm and 60 nm widths, selected from one 
of three sets of devices. These devices were fabricated using 
one of the 6 nm thick crystals (D1). Figure 2(a) shows 
well-behaved transfer curves from the 2 μm wide transistor. 
The current on/off ratio is approximately 107, as the ultrathin 
MoS2 crystal can be easily depleted at negative gate biases. The 
extrinsic field-effect mobility of this device is 21.8 cm2/V·s, 
which can be further improved by high-k dielectric passivation 
[10,15]. The transfer curve of the 60 nm wide nanoribbon 
device is shown in Figure 2(c). Compared to Figure 2(a), the 
transfer curves are noisy, due to fewer conduction modes in the 
nanoribbons, as well as an increased leakage current at negative 
bias. This increased gate leakage could be ascribed as more 
defects are induced in the vicinity of etching windows in the 
SiO2. We also observe a larger subthreshold swing (SS). The SS 
for the 2 μm wide device is around 2 V/dec, however for the 60 
nm wide device, this value increases to almost 10 V/dec. The 
SS value of the 2 μm wide device indicates a reasonably good 
interface (interface trap density Dit ~ 2.3×1012/cm2·eV) 
between the MoS2 crystal and SiO2 dielectric. If we replace the 
300 nm SiO2 layer with 5 nm of Al2O3, while assuming that Dit 
remains unchanged, the SS would be significantly reduced to 
~75 mV/dec by simply applying SS=kT/q(1+Cit/Cox), where k is 
is the Boltzmann constant, T is the temperature and Cox and Cit 
are capacitances modeling the oxide and interface traps, 
respectively. The differences in SS for the two devices are 
expected because edge roughness and defects play more 
important roles in nanoribbon transistors. We also observe a 
large difference in threshold voltages for these two devices. At 
a 2 V drain voltage with zero gate bias, the drain current for the 
2 μm wide device is 13.0 mA/mm, showing typical 
depletion-mode operation. However, for the narrower device, 
the drain current is near zero with zero gate bias, indicating an 
obvious VT shift to the positive side, signaling 
enhancement-mode operation. At the same Vds=2V and 
Vgs=50V, we achieve the highest drain current density to be 
39.4 mA/mm for the 2 μm wide device and 16.4 mA/mm for the 
60 nm wide device. This difference in normalized drain current 
suggests that VT is different for these two devices, assuming 
that the current scales linearly with the channel width, which is 
verified below. 
In order to confirm that the current scales linearly with 
various channel width, we plot the total conductance (1 over 
on-resistance) versus channel width for all three sets of devices, 
as shown in Figure 3(a). The on-resistance (Ron) of the 
transistor has contributions from the contact resistance and 
channel resistance. Since the contact area and width for all 
transistors scales with channel width, the contact resistance 
should scale linearly with the channel width. The same is true 
for the channel resistance. After determining VT via linear 
extrapolation from transfer characteristics, Ron is extracted at 
the same reference voltage point Vgs=VT+26V. Our result 
shows that the Ron or total conductance scales linearly with 
channel width. As expected, MoS2 acts as a conventional 
semiconductor, in great contrast to 3D topological insulators 
such as Bi2Te3 or Bi2Se3, where edge or surface conductance 
could be enhanced or dominate [17]. The width dependent 
conductance is about 6-7 μS/μm for the two 6 nm thick devices 
(D1 and D2) and 5 μS/μm for the 11 nm device (D3). We are 
not clear about why the thicker device has a lower conductance 
and this result needs further investigation. As shown in the inset 
of Figure 3(a), with much reduced channel widths, the 
extracted conductance becomes noisier as fewer conduction 
modes are available in the nanoribbons. But, the data points still 
fall along the scaling trend.  
Lastly, we studied the VT shift of all devices associated with 
the channel width. The VT is extracted from the linear 
extrapolation method at a low drain voltage. VT is calculated by 
VT = VGSi – Vds/2, where VGSi is the intercept gate voltage, and 
Vds is the drain voltage [18]. Threshold voltages for all three sets 
of devices are plotted in Figure 3(b). Similar trends can be 
observed for all sets of devices. The VT remains constant for 
transistors with wider channel width (W>500 nm). As the width 
of the channel is narrowed down to 200 nm, we start to observe 
the VT shift to positive values. Apparently, transistors with 
thinner bodies (D1 and D2) are more likely to be influence by 
this effect. For one of the 6 nm thick set of transistors (D2), the 
threshold voltage ultimately shifts from -20V to 30V, indicating 
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a clear transition from being a depletion-mode transistor to 
being an enhancement-mode operation just by trimming down 
the channel width. The geometry of these nanoribbon transistors 
with channel width less than 100 nm has a similar structure to Si 
FinFETs, if we ignore that the MoS2 channel is modulated only 
from the back gate. Similar trends of VT shift have also been 
observed in Si FinFETs as well as InGaAs nanowire transistors. 
This narrow channel effect was ascribed to the lateral expansion 
of depletion layer due to fringing field effect or quantum 
confinement in device channels [19-21]. However, the channel 
widths are strickly defined in our MoS2 transistors thus they 
cannot have a lateral expansion in depletion layer. Also, they are 
much wider than those of these Si FinFETs and InGaAs 
nanowire MOSFETs. We believe that our VT shift is due to edge 
depletion, similar to what has been observed in majority carrier 
GaN nanoribbon devices [22]. The edge depletion could be 
induced by either electric fields or ambient molecules (e.g. H2O) 
adsorbed at the MoS2 surface. Given our previous surface study 
of atomic layer deposition (ALD) growth on 2D crystals, these 
polarized molecules can be strongly adsorbed at MoS2 surface 
and even persist at 300-400 ºC [23]. As expected, the VT of the 
devices fabricated on the thicker crystal (D3) show relatively 
minor shifts compared to the devices with thinner flakes, as 
shown in the same figure. The observation of VT shifts for MoS2 
transistors with width scaling is important. The 2D nature of 
MoS2 and other TMD based transistors makes them difficult to 
engineer the channel through doping. This demonstrated 
approach, using the width to achieve VT adjustments on the 
same starting channel material in order to realize both 
enhancement-mode and depletion-mode operation, is a simple 
and favorable method for circuit designs such as to realize an 
enhancement-mode/depletion-mode based inverter. 
III. CONCLUSION 
In summary, we have studied effect of the width scaling on 
MoS2 transistors. We demonstrated that the channel 
conductance scales linearly for sets of devices with various 
channel widths down to 60nm. We also revealed that the 
threshold voltage has a significant shift from negative to the 
positive for transistors with channel widths of less than 200 nm. 
As a result, these transistors show a clear transition from 
depletion-mode to enhancement-mode operation simply by 
channel width trimming. Our result provides a new approach 
for threshold voltage engineering and is favorable for circuit 
applications based on 2D crystal nanomaterials. 
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Fig. 3. (a) Extracted channel conductance of all sets of devices versus channel 
width. The dashed lines in the inset are guided by eye. (b) Extracted threshold
voltage of all sets of devices versus channel width. 
